

Docket No. AUS9-2000-0311-US1

**CLAIMS:**

What is claimed is:

5

1. A data processing system, comprising:  
a plurality of hardware devices;  
a plurality of operating systems; and  
a firmware component for virtualizing the plurality  
10 of hardware devices for interaction with the plurality of  
operating systems; wherein  
the firmware component is implemented using 64-bits.

2. The data processing system as recited in claim 1,  
15 wherein the plurality of hardware devices comprise a  
plurality of processors and wherein each of the plurality  
of processors operates in a 64-bit mode.

3. The data processing system as recited in claim 1,  
20 wherein the firmware component comprises a firmware  
kernel and the firmware kernel maintains a list of  
address and size pairs that describe cacheable system  
memory addresses.

- 25 4. The data processing system as recited in claim 1,  
wherein a primitive method checks addresses to determine  
whether the address is cacheable or cache-inhibited.

5. The data processing system as recited in claim 4,  
30 wherein the primitive method, responsive to a  
determination that the address is cacheable, carries out





second instructions, responsive to a determination that values associated with the request are 64-bit quantities, for performing the request; and

third instructions, responsive to a determination that the values associated with the request are 32-bit values, for zero extending the values to 64-bit quantities and performing the request using the 64-bit quantities.

16. The computer program product as recited in claim 15, wherein the requested action is an arithmetic operation.

17. The computer program product as recited in claim 15,  
wherein the requested action is an arithmetic comparison.

18. The computer program product as recited in claim 15,  
wherein the requested action is a logical operation.

19. The computer program product as recited in claim 15,  
further comprising:

fourth instructions, responsive to a determination that the requested action is a cache-inhibited action, for enabling a cache-inhibited mode within a processor, performing the requested action, and disabling the cache-inhibited mode.

20. The computer program product as recited in claim 19, wherein a list of address and size pairs that describe cacheable system memory addresses are maintained and an address not falling within one of the address ranges within the list is considered to be a cache-inhibited



